Chan-Soo Lee, Jung-Woong Park, Hyung-Gyoo Lee, Nam-Soo Kim, Haikun Jin
{"title":"Latch-Controlled Current Cell for Low Power Current-Steering D/A Converter","authors":"Chan-Soo Lee, Jung-Woong Park, Hyung-Gyoo Lee, Nam-Soo Kim, Haikun Jin","doi":"10.1109/UKSim.2012.100","DOIUrl":null,"url":null,"abstract":"This paper introduces the design and implementation of a novel current cell in current-steering digital-to-analog converter (DAC). The current cell consists of current switch and source which are independently controlled by latch. A sequential switch-on process similar to thermometer decoding is implemented in source to reduce the power consumption. A 12-b DAC has been fabricated using a single-poly four-metal 0.35 μm CMOS process. Comparison with conventional DAC shows that the proposed DAC produces a power reduction in the order of 35% without degradation of linearity.","PeriodicalId":405479,"journal":{"name":"2012 UKSim 14th International Conference on Computer Modelling and Simulation","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 UKSim 14th International Conference on Computer Modelling and Simulation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/UKSim.2012.100","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
This paper introduces the design and implementation of a novel current cell in current-steering digital-to-analog converter (DAC). The current cell consists of current switch and source which are independently controlled by latch. A sequential switch-on process similar to thermometer decoding is implemented in source to reduce the power consumption. A 12-b DAC has been fabricated using a single-poly four-metal 0.35 μm CMOS process. Comparison with conventional DAC shows that the proposed DAC produces a power reduction in the order of 35% without degradation of linearity.