A small-area self-biased wideband CMOS balun LNA with noise cancelling and gain enhancement

J. R. Custódio, L. B. Oliveira, J. Goes, J. Oliveira, E. Bruun, P. Andreani
{"title":"A small-area self-biased wideband CMOS balun LNA with noise cancelling and gain enhancement","authors":"J. R. Custódio, L. B. Oliveira, J. Goes, J. Oliveira, E. Bruun, P. Andreani","doi":"10.1109/NORCHIP.2010.5669429","DOIUrl":null,"url":null,"abstract":"In this paper we present a low-power and small-area balun LNA. The proposed inverter-based topology uses self-biasing and noise cancelling, yielding a very robust LNA with a low NF. Comparing this circuit with a conventional inverter-based circuit, we obtain a ∼3 dB enhancement in voltage gain, with improved robustness against PVT variations. Simulations results in a 130 nm CMOS technology show a 17.7dB voltage gain, nearly flat over a wide bandwidth (200MHz–1GHz), and an NF of approximately 4dB. The total power consumption is below 7.5 mW, with a very small die area of 0.007 mm2. All data are extracted from post-layout simulations.","PeriodicalId":292342,"journal":{"name":"NORCHIP 2010","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"NORCHIP 2010","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHIP.2010.5669429","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

In this paper we present a low-power and small-area balun LNA. The proposed inverter-based topology uses self-biasing and noise cancelling, yielding a very robust LNA with a low NF. Comparing this circuit with a conventional inverter-based circuit, we obtain a ∼3 dB enhancement in voltage gain, with improved robustness against PVT variations. Simulations results in a 130 nm CMOS technology show a 17.7dB voltage gain, nearly flat over a wide bandwidth (200MHz–1GHz), and an NF of approximately 4dB. The total power consumption is below 7.5 mW, with a very small die area of 0.007 mm2. All data are extracted from post-layout simulations.
具有消噪和增益增强的小面积自偏置宽带CMOS平衡LNA
本文提出了一种低功耗小面积平衡LNA。所提出的基于逆变器的拓扑使用自偏置和噪声消除,产生具有低NF的非常鲁棒的LNA。将该电路与传统的基于逆变器的电路进行比较,我们获得了电压增益提高~ 3db,并提高了对PVT变化的鲁棒性。在130 nm CMOS技术上的仿真结果显示,电压增益为17.7dB,在宽带宽(200MHz-1GHz)范围内几乎持平,NF约为4dB。总功耗低于7.5 mW,模具面积非常小,仅为0.007 mm2。所有数据都是从布局后模拟中提取的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信