A precise model for leakage power estimation in VLSI circuits

Abstract

Leakage current is becoming very important factor in determining the feasibility of designs, today. Due to exponential relationship between leakage current and threshold voltage in the weak inversion region, leakage power can no longer be ignored. In this paper we present a technique to accurately estimate leakage power by a linear model. In the first model the inputs are the number of all gates that used in circuit. And in the second model inputs are the number of gates and in the third model inputs are the number of input states of gates. The model is validated for a large benchmark circuits and the leakage power predicted by our model is within 5% of the actual leakage power predicted by a popular tool used in the industry.