The star multiplier

Abstract

This paper presents the architecture of a new high speed parallel multiplier. A novel architecture based on two ring structures and the modified-Booth (1951) algorithm achieve high speed multiplications with a significant reduction in hardware. The 32 by 32 bit star multiplier has been designed in a 0.6 /spl mu/m CMOS technology and presents a multiplication time of 17.5 ns.