29.8 115nA@3V ULPMark-CP Score 1205 SCVR-Less Dynamic Voltage-Stacking Scheme for IoT MCU

Xiaomin Li, Yibo Xu, Lizheng Ren, Weiwei Ge, Jianlong Cai, Xinning Liu, Jun Yang
{"title":"29.8 115nA@3V ULPMark-CP Score 1205 SCVR-Less Dynamic Voltage-Stacking Scheme for IoT MCU","authors":"Xiaomin Li, Yibo Xu, Lizheng Ren, Weiwei Ge, Jianlong Cai, Xinning Liu, Jun Yang","doi":"10.1109/ISSCC42613.2021.9366025","DOIUrl":null,"url":null,"abstract":"Limited by battery capacity, advanced MCUs for IoT applications require ultra-low power consumption. In a conventional design, most modules except the crystal oscillator (XO32), real-time clock (RTC), and retention memory are turned off to reduce the current in sleep state, but the sleep power still accounts for most of the total power consumption. When the load current is reduced to $\\sim 100$ nA, the transient current of a switched capacitor voltage regulator (SCVR) remains unchanged $(\\sim 100$ nA), so that power efficiency is low and the sleep current cannot be reduced further. Voltage stacking has been proposed to address power efficiency [1, 2]. Prior voltage stacking architectures could not realize dynamic switching between flat mode and stack mode, leading to high dynamic power in the normal state. In addition, the SCVR still consumes some power during the sleep state [3]. This paper proposes a dynamic voltage-stacking scheme, which supports two operating modes: a flat mode in the normal state and a stack mode in the sleep state. In the flat mode, the retention memory, RTC, and XO32 are connected in parallel and are powered by the SCVR. In the stack mode, the four instances are connected in series, including the SRAM1 (level1), the SRAM2 (level2), the XO32, and the RTC (level3), and the on-chip SCVR is shut down for power saving.","PeriodicalId":371093,"journal":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-02-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC42613.2021.9366025","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Limited by battery capacity, advanced MCUs for IoT applications require ultra-low power consumption. In a conventional design, most modules except the crystal oscillator (XO32), real-time clock (RTC), and retention memory are turned off to reduce the current in sleep state, but the sleep power still accounts for most of the total power consumption. When the load current is reduced to $\sim 100$ nA, the transient current of a switched capacitor voltage regulator (SCVR) remains unchanged $(\sim 100$ nA), so that power efficiency is low and the sleep current cannot be reduced further. Voltage stacking has been proposed to address power efficiency [1, 2]. Prior voltage stacking architectures could not realize dynamic switching between flat mode and stack mode, leading to high dynamic power in the normal state. In addition, the SCVR still consumes some power during the sleep state [3]. This paper proposes a dynamic voltage-stacking scheme, which supports two operating modes: a flat mode in the normal state and a stack mode in the sleep state. In the flat mode, the retention memory, RTC, and XO32 are connected in parallel and are powered by the SCVR. In the stack mode, the four instances are connected in series, including the SRAM1 (level1), the SRAM2 (level2), the XO32, and the RTC (level3), and the on-chip SCVR is shut down for power saving.
29.8 115nA@3V ULPMark-CP Score 1205物联网MCU SCVR-Less动态电压叠加方案
由于电池容量的限制,用于物联网应用的先进mcu需要超低功耗。在传统设计中,除了晶体振荡器(XO32)、实时时钟(RTC)和保持存储器之外,大多数模块在休眠状态下关闭以减少电流,但休眠功耗仍然占总功耗的大部分。当负载电流降低到$\sim 100$ nA时,开关电容稳压器(SCVR)的暂态电流保持$(\sim 100$ nA)不变,因此功率效率较低,睡眠电流无法进一步降低。电压堆叠已被提出以解决功率效率问题[1,2]。先前的电压堆叠架构无法实现平面模式和堆叠模式的动态切换,导致在正常状态下动态功率很高。另外,在休眠状态[3]期间,SCVR仍然会消耗一些功率。本文提出了一种动态电压叠加方案,该方案支持两种工作模式:正常状态下的平坦模式和休眠状态下的堆叠模式。在平面模式下,保留内存、RTC和XO32并联连接,由SCVR供电。在堆叠模式下,SRAM1 (level1)、SRAM2 (level2)、XO32和RTC (level3)四个实例依次连接,为了省电,关闭片上SCVR。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信