First demonstration of threshold voltage control by sub-1V back-gate biasing for thin body and buried-oxide (TBB) Ge-on-insulator (GOI) MOSFETs for low-power operation
K. Ikeda, Y. Moriyama, M. Ono, Y. Kamimuta, T. Irisawa, Y. Kamata, A. Sakai, T. Tezuka
{"title":"First demonstration of threshold voltage control by sub-1V back-gate biasing for thin body and buried-oxide (TBB) Ge-on-insulator (GOI) MOSFETs for low-power operation","authors":"K. Ikeda, Y. Moriyama, M. Ono, Y. Kamimuta, T. Irisawa, Y. Kamata, A. Sakai, T. Tezuka","doi":"10.1109/SOI.2012.6404354","DOIUrl":null,"url":null,"abstract":"For the first time, fabrication of TBB-GOI MOSFETs and substantial Vth shifts within 1V back biasing have been demonstrated. The Vth control by extremely low back-gate biases was achieved by using the EOT-scaled BOX structure of ~12nm. This sub-1V back-gate biasing scheme can reduce the power consumption in LSIs without optional voltage supply or charge pump circuits which have large impact to reducing chip size and process cost.","PeriodicalId":306839,"journal":{"name":"2012 IEEE International SOI Conference (SOI)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International SOI Conference (SOI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2012.6404354","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
Abstract
For the first time, fabrication of TBB-GOI MOSFETs and substantial Vth shifts within 1V back biasing have been demonstrated. The Vth control by extremely low back-gate biases was achieved by using the EOT-scaled BOX structure of ~12nm. This sub-1V back-gate biasing scheme can reduce the power consumption in LSIs without optional voltage supply or charge pump circuits which have large impact to reducing chip size and process cost.