Integrated BiCMOS process and circuit development using SPR

Abstract

An integrated process development environment is described. Geometry information for process simulation is taken automatically from a commercial layout tool, and process step information exists in a high-level language databank. Doping information can be read by a device simulator, permitting SPICE (simulation program with IC emphasis)-like circuit simulation. This environment is presented in a BiCMOS development context.<>