Low power components for 1 Gb/s optical communications: A single-chip 10-channel optical receiver and a clock recovery circuit

R. Hickling, R. A. Kot, M. Yagi, R. Nagarajan, W. Sha, R. Craig
{"title":"Low power components for 1 Gb/s optical communications: A single-chip 10-channel optical receiver and a clock recovery circuit","authors":"R. Hickling, R. A. Kot, M. Yagi, R. Nagarajan, W. Sha, R. Craig","doi":"10.1109/GAAS.1997.628269","DOIUrl":null,"url":null,"abstract":"A single chip, 10-channel optical transimpedance receiver and a low-power, single channel clock recovery circuit have been designed and characterized. The 10-channel receiver operates from a single 3.3 V or 5 V power supply, is capable of automatic offset correction, and generates ECL or PECL output levels. The clock recovery circuit operates from a single 5 V power supply and is based upon a novel variation on the so-called early-late gate bit synchronizer loop.","PeriodicalId":299287,"journal":{"name":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1997.628269","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A single chip, 10-channel optical transimpedance receiver and a low-power, single channel clock recovery circuit have been designed and characterized. The 10-channel receiver operates from a single 3.3 V or 5 V power supply, is capable of automatic offset correction, and generates ECL or PECL output levels. The clock recovery circuit operates from a single 5 V power supply and is based upon a novel variation on the so-called early-late gate bit synchronizer loop.
1gb /s光通信低功耗组件:单片10路光接收机和时钟恢复电路
设计了一种单片10通道光透阻接收机和一种低功耗单通道时钟恢复电路。10通道接收器从单个3.3 V或5 V电源工作,能够自动失调校正,并产生ECL或PECL输出电平。时钟恢复电路由单个5v电源供电,并基于所谓的早-晚门位同步器环路的新变化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信