A Survey of FPGA Based on Graph Convolutional Neural Network Accelerator

Zi Ming Xiong
{"title":"A Survey of FPGA Based on Graph Convolutional Neural Network Accelerator","authors":"Zi Ming Xiong","doi":"10.1109/icceic51584.2020.00026","DOIUrl":null,"url":null,"abstract":"In recent years, with rapid development of deep learning, neural networks have been explored thoroughly and regularly structured neural networks has been more powerful than ever. However, people are still suffering from trying to adapted conventional techniques to unstructured data structures. This paper introduces theoretical basis for graph convolutional networks, and the concept behind FPGA acceleration. Besides, this paper introduces different FPGA based approaches trying to accelerate the procedures of graph convolutional networks. The paper ends with a view into the future, proposing shortcomings of the current design approaches as well as challenges for future ones.","PeriodicalId":135840,"journal":{"name":"2020 International Conference on Computer Engineering and Intelligent Control (ICCEIC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International Conference on Computer Engineering and Intelligent Control (ICCEIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icceic51584.2020.00026","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

In recent years, with rapid development of deep learning, neural networks have been explored thoroughly and regularly structured neural networks has been more powerful than ever. However, people are still suffering from trying to adapted conventional techniques to unstructured data structures. This paper introduces theoretical basis for graph convolutional networks, and the concept behind FPGA acceleration. Besides, this paper introduces different FPGA based approaches trying to accelerate the procedures of graph convolutional networks. The paper ends with a view into the future, proposing shortcomings of the current design approaches as well as challenges for future ones.
基于图卷积神经网络加速器的FPGA研究进展
近年来,随着深度学习的快速发展,人们对神经网络进行了深入的探索,规则结构的神经网络比以往任何时候都更加强大。然而,人们仍然在尝试将传统技术应用于非结构化数据结构中。本文介绍了图卷积网络的理论基础,以及FPGA加速背后的概念。此外,本文还介绍了几种基于FPGA的方法,试图加快图卷积网络的运算速度。论文最后展望了未来,提出了当前设计方法的缺点以及未来设计方法面临的挑战。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信