Sampling iso-functional signal switches in library circuits for microelectronics verification with topological constraints

Abstract

This paper extends a methodology for microelectronics verification to the situation in which signal switches are applied to library circuits containing INV, NAND2, NOR2, NAND3, and NOR3 gates. Monte Carlo methods are used to sample the frequency distributions of the topological genus of library circuits including a 4-bit adder.