48 GHz digital ICs using transferred-substrate HBTs

M. Rodwell, Q. Lee, D. Mensa, R. Pullela, J. Guthrie, S. Martin, R.P. Smith, S. Jaganathan, T. Mathew, B. Agarwal, S. Long
{"title":"48 GHz digital ICs using transferred-substrate HBTs","authors":"M. Rodwell, Q. Lee, D. Mensa, R. Pullela, J. Guthrie, S. Martin, R.P. Smith, S. Jaganathan, T. Mathew, B. Agarwal, S. Long","doi":"10.1109/GAAS.1998.722641","DOIUrl":null,"url":null,"abstract":"Using substrate transfer processes, we have fabricated heterojunction bipolar transistors with submicron emitter-base and collector-base junctions, minimizing RC parasitics and increasing f/sub max/ to 500 GHz. The process also provides a microstrip wiring environment on a low-/spl epsiv//sub r/ dielectric substrate. First design iterations of ECL master-slave flip-flops exhibit 48 GHz maximum clock frequency when connected as static frequency dividers.","PeriodicalId":288170,"journal":{"name":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1998.722641","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

Using substrate transfer processes, we have fabricated heterojunction bipolar transistors with submicron emitter-base and collector-base junctions, minimizing RC parasitics and increasing f/sub max/ to 500 GHz. The process also provides a microstrip wiring environment on a low-/spl epsiv//sub r/ dielectric substrate. First design iterations of ECL master-slave flip-flops exhibit 48 GHz maximum clock frequency when connected as static frequency dividers.
采用转移基板hbt的48ghz数字集成电路
利用衬底转移工艺,我们制造了具有亚微米发射基和集电极基结的异质结双极晶体管,最大限度地减少了RC寄生,并将f/sub max/提高到500 GHz。该工艺还提供了在低/spl epsiv/ sub /介电基板上的微带布线环境。当作为静态分频器连接时,ECL主从触发器的第一次设计迭代显示48 GHz的最大时钟频率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信