Cost effective value prediction microarchitecture using partial-tag and narrow-width operands

Abstract

In this paper we investigate the implementation cost of value prediction methods for high performance microprocessors and propose a new value prediction microarchitecture with low cost. After simulation, we found that the proposed microarchitecture can decrease the implementation cost by 36% to 50% and with slight performance degradation (less than 5%).