Interconnect verification of multichip modules using boundary scan

Abstract

Certainly one of the key factors in the manufacture of multichip modules (MCM) is the verification and fault diagnosis of an MCM's structural interconnects. High performance MCM products, which are clearly an expensive technology, will incur additional costs unless appropriate diagnostic tools are made available for fast failure analysis during production test. Boundary scan implementation is key in making these tools feasible.<>