Implementation of VLSI-oriented FELICS algorithm using Pseudo Dual-Port RAM

M. Rejusha, K. Jayanthi
{"title":"Implementation of VLSI-oriented FELICS algorithm using Pseudo Dual-Port RAM","authors":"M. Rejusha, K. Jayanthi","doi":"10.1109/ICPRIME.2012.6208289","DOIUrl":null,"url":null,"abstract":"This paper presents a fast, efficient, lossless image compression algorithm named FELICS. This consists of two techniques named simplified adjusted binary code and GOLOMB-Rice code which provide lossless compression for high throughput applications. Two-level parallelism with four-stage pipelining is adopted. Pseudo Dual-Port RAM is used which improves the processing speed and decreases area and power consumption. The proposed architecture can be used for high definition display applications.","PeriodicalId":148511,"journal":{"name":"International Conference on Pattern Recognition, Informatics and Medical Engineering (PRIME-2012)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-03-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Pattern Recognition, Informatics and Medical Engineering (PRIME-2012)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICPRIME.2012.6208289","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a fast, efficient, lossless image compression algorithm named FELICS. This consists of two techniques named simplified adjusted binary code and GOLOMB-Rice code which provide lossless compression for high throughput applications. Two-level parallelism with four-stage pipelining is adopted. Pseudo Dual-Port RAM is used which improves the processing speed and decreases area and power consumption. The proposed architecture can be used for high definition display applications.
伪双端口RAM实现面向vlsi的FELICS算法
本文提出了一种快速、高效、无损的图像压缩算法FELICS。这包括简化调整二进制码和GOLOMB-Rice码两种技术,它们为高吞吐量应用提供无损压缩。采用两级并行和四级流水线。采用伪双端口RAM,提高了处理速度,减少了面积和功耗。所提出的架构可用于高清晰度显示应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信