Frequency- and temporal-domain neural competition in analog integrate-and-fire neurochips

T. Asai, Y. Amemiya
{"title":"Frequency- and temporal-domain neural competition in analog integrate-and-fire neurochips","authors":"T. Asai, Y. Amemiya","doi":"10.1109/IJCNN.2002.1007689","DOIUrl":null,"url":null,"abstract":"We present an inhibitory neural network implemented on analog CMOS chips, whose neurons compete with each other in the frequency and time domains. The circuit for each neuron was designed to produce sequences in time of identically shaped pulses, called spikes. The results of experiments and simulations revealed that the network more efficiently achieved the selective activation and inactivation of the neural circuits on the basis of spike timing than on the basis of firing rates. The results indicate that neural processing based on the spike timing of neural circuits provides a possible way to overcome the low-tolerance problems of analog devices in noisy environments.","PeriodicalId":382771,"journal":{"name":"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IJCNN.2002.1007689","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

We present an inhibitory neural network implemented on analog CMOS chips, whose neurons compete with each other in the frequency and time domains. The circuit for each neuron was designed to produce sequences in time of identically shaped pulses, called spikes. The results of experiments and simulations revealed that the network more efficiently achieved the selective activation and inactivation of the neural circuits on the basis of spike timing than on the basis of firing rates. The results indicate that neural processing based on the spike timing of neural circuits provides a possible way to overcome the low-tolerance problems of analog devices in noisy environments.
模拟集成与放电神经芯片的频域与时域神经竞争
我们提出了一种在模拟CMOS芯片上实现的抑制性神经网络,其神经元在频域和时域上相互竞争。每个神经元的电路被设计成按时间顺序产生形状相同的脉冲序列,称为脉冲峰。实验和仿真结果表明,基于脉冲时序的神经网络比基于放电速率的神经网络更有效地实现了神经回路的选择性激活和失活。结果表明,基于神经电路尖峰时序的神经处理为克服模拟器件在噪声环境下的低容限问题提供了一条可能的途径。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信