Additional check node to improve the performance of LDPC codes in the error floor region

Abstract

This paper presents a new scheme to reduce the detrimental effect of the trapping sets in the regular and irregular low density parity check (LDPC) codes. By adding only one new check node and properly selecting its edges, the performance in the error floor region can be improved. Simulation results show that the proposed scheme decreases the bit error rate (BER) and frame error rate (FER) significantly in the high signal-to-noise ratio (SNR) region at the expense of negligible rate loss.