Optimal design of double-precision chaotic signal generators based on IEEE-754 standard

Abstract

An optimal approach for the field programmable gate array (FPGA) double-precision chaotic signal generator based on IEEE-754 standard is proposed. The goal to implement a double-precision chaotic signal generator on FPGA is attained and balance at both sides of the chip area and working speed is achieved by utilizing timing control and parallel architecture.