Yu Peng, Huihua Liu, Shuangfeng Kong, Yi-ming Yu, Chenxi Zhao, Yunqiu Wu, K. Kang
{"title":"A Low Noise VCO with Common-Tail Inductor in 180nm CMOS Technology","authors":"Yu Peng, Huihua Liu, Shuangfeng Kong, Yi-ming Yu, Chenxi Zhao, Yunqiu Wu, K. Kang","doi":"10.1109/APMC46564.2019.9038739","DOIUrl":null,"url":null,"abstract":"This paper presents a low noise voltage-controlled oscillator (VCO) with common-tail inductor. The “common-mode coupling” topology is adopted to reduce the phase noise and to simplify the coupling network. The proposed common-tail inductor could filter the noise and couple the common-mode voltage from two oscillators. Meanwhile, the common tail inductor structure decreases the number of tail inductor. The proposed VCO is designed and implemented utilizing 180 nm 1P6M CMOS process. The measurement result shows the phase noise is −124 dBc/Hz at 1 MHz offset from 6.24 GHz, and the figure of merit (FOM) is about 187 dBc/Hz while consuming 20 mW with a 1-V supply. The core circuit occupies an area of $1\\mathrm{mm}\\times 0.8\\mathrm{mm}$.","PeriodicalId":162908,"journal":{"name":"2019 IEEE Asia-Pacific Microwave Conference (APMC)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Asia-Pacific Microwave Conference (APMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APMC46564.2019.9038739","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
This paper presents a low noise voltage-controlled oscillator (VCO) with common-tail inductor. The “common-mode coupling” topology is adopted to reduce the phase noise and to simplify the coupling network. The proposed common-tail inductor could filter the noise and couple the common-mode voltage from two oscillators. Meanwhile, the common tail inductor structure decreases the number of tail inductor. The proposed VCO is designed and implemented utilizing 180 nm 1P6M CMOS process. The measurement result shows the phase noise is −124 dBc/Hz at 1 MHz offset from 6.24 GHz, and the figure of merit (FOM) is about 187 dBc/Hz while consuming 20 mW with a 1-V supply. The core circuit occupies an area of $1\mathrm{mm}\times 0.8\mathrm{mm}$.