Novel Approach for Multiple Arbitrary Faults Diagnosis in Combinational Circuits

R. Raju, J. P. Anita, P. Vanathi
{"title":"Novel Approach for Multiple Arbitrary Faults Diagnosis in Combinational Circuits","authors":"R. Raju, J. P. Anita, P. Vanathi","doi":"10.1109/PACC.2011.5978887","DOIUrl":null,"url":null,"abstract":"With the advent of VLSI, very complex circuits can be implemented in a single chip. So the need for testing the chip increases with the integration. Fault diagnosis results in improving the circuit design process, the manufacturing yield, cost of testing and also reduces the time to market. Diagnosis of today's complex faults is a challenging problem due to the explosion of the underlying solution space with the increasing number of fault locations.This paper gives a comprehensive framework for logic diagnosis of multiple arbitrary faults that can occur in combinational digital circuits. This approach employs the effect cause analysis for the fault diagnosis .To demonstrate the applicability of the proposed method stuck at faults ,bridging faults, open-interconnect fault, stuck open faults, delay faults and a combination of these faults in the same circuit simultaneously leading to multiple faults are dealt with","PeriodicalId":403612,"journal":{"name":"2011 International Conference on Process Automation, Control and Computing","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-07-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 International Conference on Process Automation, Control and Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PACC.2011.5978887","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

With the advent of VLSI, very complex circuits can be implemented in a single chip. So the need for testing the chip increases with the integration. Fault diagnosis results in improving the circuit design process, the manufacturing yield, cost of testing and also reduces the time to market. Diagnosis of today's complex faults is a challenging problem due to the explosion of the underlying solution space with the increasing number of fault locations.This paper gives a comprehensive framework for logic diagnosis of multiple arbitrary faults that can occur in combinational digital circuits. This approach employs the effect cause analysis for the fault diagnosis .To demonstrate the applicability of the proposed method stuck at faults ,bridging faults, open-interconnect fault, stuck open faults, delay faults and a combination of these faults in the same circuit simultaneously leading to multiple faults are dealt with
组合电路中多任意故障诊断的新方法
随着超大规模集成电路的出现,非常复杂的电路可以在单个芯片上实现。所以测试芯片的需求随着集成的增加而增加。故障诊断可以改善电路设计过程,提高制造成品率,降低测试成本,缩短产品上市时间。随着故障位置的增加,底层解决方案空间的爆炸式增长,复杂故障的诊断是一个具有挑战性的问题。本文给出了一个综合的逻辑诊断框架,用于组合数字电路中可能出现的多个任意故障的诊断。该方法采用影响原因分析方法进行故障诊断,并对卡在故障、桥接故障、开互连故障、卡开故障、延迟故障以及这些故障在同一电路中同时组合导致多个故障的情况进行了分析,验证了该方法的适用性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信