{"title":"Neural network integrated circuits with single-block mixed-signal arrays","authors":"H. Djahanshahi, M. Ahmadi, G. Jullien, W. Miller","doi":"10.1142/S0218126698000377","DOIUrl":null,"url":null,"abstract":"This paper discusses the design and implementation of a family of mixed-signal neural network integrated circuits for general and application-specific purposes. Regular arrays of a nonlinearly-loaded multiplier block form the core of multilayer neural networks. Input-output circuitry and network size, however, vary depending on design applications. Some features of the present architecture are highlighted through experimental study, namely, low characteristic variations and self-scaling property of neurons and reduced interconnection problems and areas on silicon. Other design issues such as supply voltage reduction and pin limitations are discussed together with fabrication test results.","PeriodicalId":240431,"journal":{"name":"Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1142/S0218126698000377","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
This paper discusses the design and implementation of a family of mixed-signal neural network integrated circuits for general and application-specific purposes. Regular arrays of a nonlinearly-loaded multiplier block form the core of multilayer neural networks. Input-output circuitry and network size, however, vary depending on design applications. Some features of the present architecture are highlighted through experimental study, namely, low characteristic variations and self-scaling property of neurons and reduced interconnection problems and areas on silicon. Other design issues such as supply voltage reduction and pin limitations are discussed together with fabrication test results.