Architecture enhancement of digital switching system

Y. Fujiyama, H. Masuda, K. Mano
{"title":"Architecture enhancement of digital switching system","authors":"Y. Fujiyama, H. Masuda, K. Mano","doi":"10.1109/ISS.1990.765835","DOIUrl":null,"url":null,"abstract":"This paper describes architecture enhancement of the FETEX-150 digital switching system for central office use. The functions provided by central office switch is increasing year by year and enhancement of processing capability is indispensable. Current FETEX-150 architecture is distributed control with three types of processors, namely Main Processor (MPR), Call Processor (CPR) and Line Processor (LPR). In addition various peripheral processors are used. The programs of peripheral processors are downloaded from MPR/CPR/LPR. The software architecture of FETEX-150 is 'hypothetical independent exchange method' which prevents the failure of one processor to propagate to other processors. In order to realize powerful processing capability with high flexibility, multiprocessor ring bus is under development. Optic fiber cable with 100 Mb/s is used and maximum 64 processor pairs can be connected to the bus. FDDI protocol is adopted for Layers 1 and 2 and higher layers are based on OSI. Using this multiprocessor ring bus, various subsystems will be introduced, e.g. Broadband ISDN subsystem Application Processors, etc.","PeriodicalId":277204,"journal":{"name":"International Symposium on Switching","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium on Switching","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISS.1990.765835","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes architecture enhancement of the FETEX-150 digital switching system for central office use. The functions provided by central office switch is increasing year by year and enhancement of processing capability is indispensable. Current FETEX-150 architecture is distributed control with three types of processors, namely Main Processor (MPR), Call Processor (CPR) and Line Processor (LPR). In addition various peripheral processors are used. The programs of peripheral processors are downloaded from MPR/CPR/LPR. The software architecture of FETEX-150 is 'hypothetical independent exchange method' which prevents the failure of one processor to propagate to other processors. In order to realize powerful processing capability with high flexibility, multiprocessor ring bus is under development. Optic fiber cable with 100 Mb/s is used and maximum 64 processor pairs can be connected to the bus. FDDI protocol is adopted for Layers 1 and 2 and higher layers are based on OSI. Using this multiprocessor ring bus, various subsystems will be introduced, e.g. Broadband ISDN subsystem Application Processors, etc.
数字交换系统的体系结构改进
本文介绍了中央局用FETEX-150数字交换系统的结构改进。总局交换机提供的功能逐年增加,处理能力的增强是必不可少的。当前FETEX-150架构采用三种处理器进行分布式控制,即主处理器(MPR)、呼叫处理器(CPR)和线路处理器(LPR)。此外,还使用了各种外围处理器。外围处理器的程序从MPR/CPR/LPR下载。FETEX-150的软件架构是“假设独立交换方法”,防止一个处理器的故障传播到其他处理器。为了实现强大的处理能力和高灵活性,多处理器环形总线正在开发中。总线采用100mb /s的光纤电缆,最多可连接64对处理器。第一、二层采用FDDI协议,更高层采用OSI协议。利用这种多处理器环形总线,将引入各种子系统,如宽带ISDN子系统、应用处理器等。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信