Control and management plane in a multi-stage software router architecture

Andrea Bianco, R. Birke, J. Finochietto, Luca Giraudo, F. Marenco, M. Mellia, Azeem J. Khan, D. Manjunath
{"title":"Control and management plane in a multi-stage software router architecture","authors":"Andrea Bianco, R. Birke, J. Finochietto, Luca Giraudo, F. Marenco, M. Mellia, Azeem J. Khan, D. Manjunath","doi":"10.1109/HSPR.2008.4734449","DOIUrl":null,"url":null,"abstract":"Software routers based on personal computer (PC) architectures are receiving increasing attention in the research community. However, a router based on a single PC suffers from limited bus and central processing unit (CPU) bandwidth, high memory access latency, limited scalability in terms of number of network interface cards, and lack of resilience mechanisms. Multi-stage architectures created by interconnecting several PCs are an interesting alternative since they allow to i) increase the performance of single-software routers, ii) scale router size, iii) distribute packet-forwarding and control functionalities, iv) recover from single-component failures, and v) incrementally upgrade router performance. However, a crucial issue is to hide the internal details of the interconnected architecture so that the architecture behaves externally as a single router, especially when considering the control and the management plane. In this paper, we describe a control protocol for a previously proposed multi-stage architecture based on PC interconnection. The protocol permits information exchange among internal PCs to support: i) configuration of the interconnected architecture, ii) packet forwarding, iii) routing table distribution, iv) management of the internal devices. The protocol is operating system independent, since it interacts with software routing suites such as Quagga and Xorp, and it is under test in our labs on a small-scale prototype of the multi-stage router.","PeriodicalId":130484,"journal":{"name":"2008 International Conference on High Performance Switching and Routing","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on High Performance Switching and Routing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HSPR.2008.4734449","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

Software routers based on personal computer (PC) architectures are receiving increasing attention in the research community. However, a router based on a single PC suffers from limited bus and central processing unit (CPU) bandwidth, high memory access latency, limited scalability in terms of number of network interface cards, and lack of resilience mechanisms. Multi-stage architectures created by interconnecting several PCs are an interesting alternative since they allow to i) increase the performance of single-software routers, ii) scale router size, iii) distribute packet-forwarding and control functionalities, iv) recover from single-component failures, and v) incrementally upgrade router performance. However, a crucial issue is to hide the internal details of the interconnected architecture so that the architecture behaves externally as a single router, especially when considering the control and the management plane. In this paper, we describe a control protocol for a previously proposed multi-stage architecture based on PC interconnection. The protocol permits information exchange among internal PCs to support: i) configuration of the interconnected architecture, ii) packet forwarding, iii) routing table distribution, iv) management of the internal devices. The protocol is operating system independent, since it interacts with software routing suites such as Quagga and Xorp, and it is under test in our labs on a small-scale prototype of the multi-stage router.
多级软件路由器体系结构中的控制和管理平面
基于个人计算机(PC)架构的软件路由器越来越受到学术界的关注。然而,基于单个PC的路由器受到总线和中央处理单元(CPU)带宽有限、内存访问延迟高、网络接口卡数量方面的可伸缩性有限以及缺乏弹性机制的困扰。通过连接几台pc创建的多级架构是一个有趣的选择,因为它们允许i)提高单软件路由器的性能,ii)扩展路由器大小,iii)分发数据包转发和控制功能,iv)从单组件故障中恢复,v)逐步升级路由器性能。然而,一个关键问题是隐藏互连体系结构的内部细节,以便体系结构在外部表现为单个路由器,特别是在考虑控制和管理平面时。在本文中,我们描述了先前提出的基于PC互连的多阶段体系结构的控制协议。该协议允许内部pc机之间的信息交换,以支持:i)互联架构的配置,ii)数据包转发,iii)路由表分发,iv)内部设备的管理。该协议与操作系统无关,因为它与Quagga和Xorp等软件路由套件交互,并且正在我们的实验室中对多级路由器的小型原型进行测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信