Parallel Processing for a DSP Application using FPGA

N. Thirer, A. Souhami
{"title":"Parallel Processing for a DSP Application using FPGA","authors":"N. Thirer, A. Souhami","doi":"10.1109/EEEI.2006.321117","DOIUrl":null,"url":null,"abstract":"In this paper we discuss a parallel architecture for an FPGA system including several embedded simple micro-processors (¿P), for a digital signal processing application (DSP). Each ¿P in the system has a different purpose and a separate code unit, but all the ¿Ps share the same data unit. The architecture of the ¿P can vary in type ¿ it may be designed in the traditional form of a ¿P, or as a FIR filter, a video pattern generator and so on. Such systems can constitute a good solution when the DSP's main process can be divided into several processes. Every ¿P can be reprogrammed to perform more than one function, and a superscalar operation mode can be introduced and controlled by the programmer. This type of platform was designed and experimented for an audio synthesizer system.","PeriodicalId":142814,"journal":{"name":"2006 IEEE 24th Convention of Electrical & Electronics Engineers in Israel","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE 24th Convention of Electrical & Electronics Engineers in Israel","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EEEI.2006.321117","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In this paper we discuss a parallel architecture for an FPGA system including several embedded simple micro-processors (¿P), for a digital signal processing application (DSP). Each ¿P in the system has a different purpose and a separate code unit, but all the ¿Ps share the same data unit. The architecture of the ¿P can vary in type ¿ it may be designed in the traditional form of a ¿P, or as a FIR filter, a video pattern generator and so on. Such systems can constitute a good solution when the DSP's main process can be divided into several processes. Every ¿P can be reprogrammed to perform more than one function, and a superscalar operation mode can be introduced and controlled by the programmer. This type of platform was designed and experimented for an audio synthesizer system.
基于FPGA的DSP应用并行处理
本文讨论了用于数字信号处理应用(DSP)的FPGA系统的并行架构,该系统包括几个嵌入式简单微处理器(¿P)。系统中的每个¿P都有不同的用途和单独的代码单元,但所有¿P共享相同的数据单元。信号发生器的结构可以有多种类型,可以设计成传统形式的信号发生器,也可以设计成FIR滤波器、视频模式发生器等。当DSP的主进程可以分成几个进程时,这样的系统可以构成一个很好的解决方案。每个¿P可以被重新编程以执行多个功能,并且可以由程序员引入和控制一个超标量操作模式。为音频合成器系统设计并实验了这种类型的平台。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信