Synthesis of low-spur GHz sinusoids using a 4-bit D/A converter

D. Comer, D. Korth
{"title":"Synthesis of low-spur GHz sinusoids using a 4-bit D/A converter","authors":"D. Comer, D. Korth","doi":"10.1109/FREQ.2008.4623099","DOIUrl":null,"url":null,"abstract":"This work reports a method of digitally synthesizing sinusoidal waveforms at GHz frequencies with low spurious content. This is accomplished with a 4-bit D/A converter and a logic sequencer that is driven by a digital clock. A circuit using this method was implemented and tested at frequencies as high as 2.7 GHz. A spurious free dynamic range of 84 dB was measured at 2.3 GHz. This is thought to be significant because of the high operational speeds achieved along with the inherent simplicity of the circuit.","PeriodicalId":220442,"journal":{"name":"2008 IEEE International Frequency Control Symposium","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Frequency Control Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FREQ.2008.4623099","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

This work reports a method of digitally synthesizing sinusoidal waveforms at GHz frequencies with low spurious content. This is accomplished with a 4-bit D/A converter and a logic sequencer that is driven by a digital clock. A circuit using this method was implemented and tested at frequencies as high as 2.7 GHz. A spurious free dynamic range of 84 dB was measured at 2.3 GHz. This is thought to be significant because of the high operational speeds achieved along with the inherent simplicity of the circuit.
利用4位D/ a转换器合成低杂散GHz正弦波
本工作报告了一种在GHz频率下具有低杂散含量的数字合成正弦波形的方法。这是通过一个4位的D/ a转换器和一个由数字时钟驱动的逻辑序列器来完成的。利用该方法实现了一个电路,并在高达2.7 GHz的频率下进行了测试。在2.3 GHz下测得84 dB的无杂散动态范围。这被认为是显着的,因为高操作速度实现与电路固有的简单性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信