Prototyping design of a transceiver for the new double bitrate DECT

Abstract

This paper presents the prototyping process for the implementation of the digital blocks of a wireless DECT transceiver that doubles the bit rate of the standard, placing special emphasis on the methodologies developed for architecture generation and wordlength validation. Some implementation results are also given at the end of the paper.