Implementing and Parallelizing Real-time Lane Detection on Heterogeneous Platforms

Xiebing Wang, C. Kiwus, Canhao Wu, Biao Hu, Kai Huang, A. Knoll
{"title":"Implementing and Parallelizing Real-time Lane Detection on Heterogeneous Platforms","authors":"Xiebing Wang, C. Kiwus, Canhao Wu, Biao Hu, Kai Huang, A. Knoll","doi":"10.1109/ASAP.2018.8445110","DOIUrl":null,"url":null,"abstract":"Lane detection is a cardinal functionality in state-of-the-art Advanced Driver Assistant Systems (ADAS). However, it is still not straightforward to fulfill the real-time performance demand of processing High Definition (HD) images with high robustness and scalability. To address this problem, we propose an improved lane detection algorithm based on top-view image transformation and two-stage RANdom SAmple Consensus (RANSAC) model fitting. By virtue of off-line affine homography matrix adaption to bound an adaptive Region Of Interest (ROI) for subsequent on-line Warp Perspective Mapping (WPM) transformation, the algorithm can analyze arbitrary on-road videos and generate adaptive ROI without priori knowledge about camera parameter. To ensure the scalability, we present a comprehensive parallel design of the application in a heterogeneous system consisting of multi-core CPU, GPU and FPGA. We show in detail how the potentially parallel task loads are implemented and optimized so that they can be mapped to the most suitable processor so as to achieve optimal performance. Experimental results reveal that our improved algorithm can robustly process the video streams with a higher accuracy. Moreover, the heterogeneous executions are capable of processing HD $\\mathbf{1920}\\times \\mathbf{1080}$ images with runtime performance of 81.6 fps and 47.9 fps, respectively, on an AMD FirePro W7100 GPU and a Terasic Arria 10 FPGA.","PeriodicalId":421577,"journal":{"name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASAP.2018.8445110","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

Lane detection is a cardinal functionality in state-of-the-art Advanced Driver Assistant Systems (ADAS). However, it is still not straightforward to fulfill the real-time performance demand of processing High Definition (HD) images with high robustness and scalability. To address this problem, we propose an improved lane detection algorithm based on top-view image transformation and two-stage RANdom SAmple Consensus (RANSAC) model fitting. By virtue of off-line affine homography matrix adaption to bound an adaptive Region Of Interest (ROI) for subsequent on-line Warp Perspective Mapping (WPM) transformation, the algorithm can analyze arbitrary on-road videos and generate adaptive ROI without priori knowledge about camera parameter. To ensure the scalability, we present a comprehensive parallel design of the application in a heterogeneous system consisting of multi-core CPU, GPU and FPGA. We show in detail how the potentially parallel task loads are implemented and optimized so that they can be mapped to the most suitable processor so as to achieve optimal performance. Experimental results reveal that our improved algorithm can robustly process the video streams with a higher accuracy. Moreover, the heterogeneous executions are capable of processing HD $\mathbf{1920}\times \mathbf{1080}$ images with runtime performance of 81.6 fps and 47.9 fps, respectively, on an AMD FirePro W7100 GPU and a Terasic Arria 10 FPGA.
异构平台上实时车道检测的实现与并行化
车道检测是先进驾驶辅助系统(ADAS)的主要功能。然而,如何以高鲁棒性和可扩展性满足高清晰度图像处理的实时性要求仍然不是一个简单的问题。为了解决这一问题,我们提出了一种改进的基于俯视图图像变换和两阶段随机样本一致性(RANSAC)模型拟合的车道检测算法。该算法通过离线仿射单应性矩阵自适应绑定自适应感兴趣区域(ROI)用于后续的在线Warp Perspective Mapping (WPM)变换,可以在不先验了解摄像机参数的情况下分析任意道路视频并生成自适应感兴趣区域。为了保证应用程序的可扩展性,我们在一个由多核CPU、GPU和FPGA组成的异构系统中进行了全面的并行设计。我们将详细介绍如何实现和优化潜在的并行任务负载,以便将它们映射到最合适的处理器,从而实现最佳性能。实验结果表明,改进后的算法能够对视频流进行鲁棒性处理,具有较高的精度。此外,在AMD FirePro W7100 GPU和Terasic Arria 10 FPGA上,异构执行能够处理HD $\mathbf{1920}\次\mathbf{1080}$图像,运行时性能分别为81.6 fps和47.9 fps。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信