Evaluating the Speedup of Multicore Architecture on the Topological Characteristics of On-chip Memory

Hong Zhang, Xiaojun Wang
{"title":"Evaluating the Speedup of Multicore Architecture on the Topological Characteristics of On-chip Memory","authors":"Hong Zhang, Xiaojun Wang","doi":"10.1109/ICCEAI52939.2021.00098","DOIUrl":null,"url":null,"abstract":"Being the most important underlying backbone of a multicore processor, the interconnection network for on-chip memory has a significant impact on the performance of a multicore processor. The evaluation for the type network is almost the first step of designing a new architecture for a multicore processor. For this type of evaluation, however, there are few effective methods available because of the too much uncertainty, especially the need to compare with a great number of different multicore networks on chip. This article presents ETOM (Evaluation on Topology of On-chip Memory), a new method to evaluate the speedup of multicore architectures. ETOM can accurately figure out the contribution of each core to the overall performance of a multicore processor, while all of the cores are controlled by the topology of on-chip memory network, the contributions of cores can certainly illustrate how and how much the topology affects the overall performance, and then a targeted modification to the topology can be made.","PeriodicalId":331409,"journal":{"name":"2021 International Conference on Computer Engineering and Artificial Intelligence (ICCEAI)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on Computer Engineering and Artificial Intelligence (ICCEAI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCEAI52939.2021.00098","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Being the most important underlying backbone of a multicore processor, the interconnection network for on-chip memory has a significant impact on the performance of a multicore processor. The evaluation for the type network is almost the first step of designing a new architecture for a multicore processor. For this type of evaluation, however, there are few effective methods available because of the too much uncertainty, especially the need to compare with a great number of different multicore networks on chip. This article presents ETOM (Evaluation on Topology of On-chip Memory), a new method to evaluate the speedup of multicore architectures. ETOM can accurately figure out the contribution of each core to the overall performance of a multicore processor, while all of the cores are controlled by the topology of on-chip memory network, the contributions of cores can certainly illustrate how and how much the topology affects the overall performance, and then a targeted modification to the topology can be made.
基于片上存储器拓扑特性的多核结构加速评估
片上存储器互连网络作为多核处理器最重要的底层骨干,对多核处理器的性能有着重要的影响。对类型网络的评估几乎是设计多核处理器新体系结构的第一步。然而,对于这种类型的评估,由于存在太多的不确定性,特别是需要与大量不同的片上多核网络进行比较,因此有效的方法很少。本文提出了一种评价多核结构加速的新方法——片上存储器拓扑评价(Evaluation on Topology of on chip Memory)。ETOM可以准确地计算出每个内核对多核处理器整体性能的贡献,而所有内核都是由片上存储网络的拓扑控制的,内核的贡献当然可以说明拓扑对整体性能的影响方式和程度,然后可以对拓扑进行有针对性的修改。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信