Fabrication and characterization of gated n/sup +/ polycrystalline silicon field emitter arrays

H. Uh, S. Kwon, J. Lee, H. S. Park
{"title":"Fabrication and characterization of gated n/sup +/ polycrystalline silicon field emitter arrays","authors":"H. Uh, S. Kwon, J. Lee, H. S. Park","doi":"10.1109/IVMC.1996.601855","DOIUrl":null,"url":null,"abstract":"Field emission characteristics from n/sup +/ polycrystalline silicon (poly-Si) field emitters fabricated on an insulating layer are presented and compared with those from single crystal silicon field emitters. SEM micrographs of fabricated poly-Si emitters showed poor uniformity in structure due to the oxide thickness deviation associated with grain boundaries of poly-Si in sharpening oxidation step. The anode current of 0.1 /spl mu/A/tip was measured at the gate bias of 82 V from 625 poly-Si tips with gate hole diameter of 1.2 /spl mu/m and 80 V from 625 single crystal Si tips with diameter of 1.6 /spl mu/m, respectively.","PeriodicalId":384104,"journal":{"name":"9th International Vacuum Microelectronics Conference","volume":"71 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-07-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"9th International Vacuum Microelectronics Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IVMC.1996.601855","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Field emission characteristics from n/sup +/ polycrystalline silicon (poly-Si) field emitters fabricated on an insulating layer are presented and compared with those from single crystal silicon field emitters. SEM micrographs of fabricated poly-Si emitters showed poor uniformity in structure due to the oxide thickness deviation associated with grain boundaries of poly-Si in sharpening oxidation step. The anode current of 0.1 /spl mu/A/tip was measured at the gate bias of 82 V from 625 poly-Si tips with gate hole diameter of 1.2 /spl mu/m and 80 V from 625 single crystal Si tips with diameter of 1.6 /spl mu/m, respectively.
门控n/sup +/多晶硅场发射极阵列的制备与表征
介绍了在绝缘层上制备的n/sup +/多晶硅场发射体的场发射特性,并与单晶硅场发射体进行了比较。制备的多晶硅发射体的SEM显微照片显示,由于在锐化氧化步骤中多晶硅的晶界与氧化物厚度的偏差导致结构均匀性差。在栅极偏置为82 V时,625个栅极孔直径为1.2 /spl mu/m的多晶硅晶尖和625个栅极孔直径为1.6 /spl mu/m的单晶硅晶尖分别测量了0.1 /spl mu/A/尖端的阳极电流。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信