Eung-ju Kim, Jeongwoo Park, Sang-hyeok Yang, Shin-Il Lim, Suki Kim
{"title":"A high resolution serdes and timing controller for mobile image sensor module","authors":"Eung-ju Kim, Jeongwoo Park, Sang-hyeok Yang, Shin-Il Lim, Suki Kim","doi":"10.1109/ISCE.2010.5523726","DOIUrl":null,"url":null,"abstract":"This paper describes the new architecture of 10:1 Serializer and 1:10 Deserializer (SerDes) for CMOS image sensor module in mobile display application. We propose the multiplexing technique of Double Data Rate (DDR) for effective serializing and deserializing operations. With this technique, we can reduce the clock periods by half. This SerDes architecture enables the transmission of high resolution and high speed digital packet with this proposed effective timing controller. The proposed 10-bit SerDes was fabricated using Samsung 0.18um CMOS technology. This proposed circuit was verified by using 3-Mega pixel Mobile Display Digital Interface (MDDI) Image Sensor Module (ISM) at 800 Mps data rate and also tested over this data rate. And this circuit shows low power consumption of 20mW at the supply voltage of 1.8 V.","PeriodicalId":403652,"journal":{"name":"IEEE International Symposium on Consumer Electronics (ISCE 2010)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Symposium on Consumer Electronics (ISCE 2010)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCE.2010.5523726","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
This paper describes the new architecture of 10:1 Serializer and 1:10 Deserializer (SerDes) for CMOS image sensor module in mobile display application. We propose the multiplexing technique of Double Data Rate (DDR) for effective serializing and deserializing operations. With this technique, we can reduce the clock periods by half. This SerDes architecture enables the transmission of high resolution and high speed digital packet with this proposed effective timing controller. The proposed 10-bit SerDes was fabricated using Samsung 0.18um CMOS technology. This proposed circuit was verified by using 3-Mega pixel Mobile Display Digital Interface (MDDI) Image Sensor Module (ISM) at 800 Mps data rate and also tested over this data rate. And this circuit shows low power consumption of 20mW at the supply voltage of 1.8 V.