A new symmetric multilevel converter topology with reduced voltage on switches and DC source

J. S. Ali, R. Alishah, V. Krishnasamy
{"title":"A new symmetric multilevel converter topology with reduced voltage on switches and DC source","authors":"J. S. Ali, R. Alishah, V. Krishnasamy","doi":"10.1109/PICC.2018.8384811","DOIUrl":null,"url":null,"abstract":"In this paper, a new symmetric basic unit for nine-level converter is proposed and the extended version of basic unit is recommended for higher number of voltage levels. In order to show the advantages of proposed multilevel converter, the comparison results with other multilevel converters are provided. The comparisons show that the number of switches, blocked voltage on switches and the number of dc sources are reduced. To validate the performance of proposed converter, a typical 13-level converter is simulated using MATLAB/Simulink software and is tested in laboratory based prototype model.","PeriodicalId":103331,"journal":{"name":"2018 International Conference on Power, Instrumentation, Control and Computing (PICC)","volume":"118 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Power, Instrumentation, Control and Computing (PICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PICC.2018.8384811","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

In this paper, a new symmetric basic unit for nine-level converter is proposed and the extended version of basic unit is recommended for higher number of voltage levels. In order to show the advantages of proposed multilevel converter, the comparison results with other multilevel converters are provided. The comparisons show that the number of switches, blocked voltage on switches and the number of dc sources are reduced. To validate the performance of proposed converter, a typical 13-level converter is simulated using MATLAB/Simulink software and is tested in laboratory based prototype model.
一种新的对称多电平变换器拓扑结构,降低了开关和直流电源的电压
本文提出了一种新的对称九电平变换器的基本单元,并推荐了用于更高电压电平数的基本单元的扩展版本。为了说明所提出的多电平变换器的优点,给出了与其它多电平变换器的比较结果。比较表明,开关的数量、开关上的阻塞电压和直流电源的数量都有所减少。为了验证所提出的变换器的性能,利用MATLAB/Simulink软件对一个典型的13电平变换器进行了仿真,并在实验室原型模型上进行了测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信