{"title":"A V-Band GaN Power Amplifier with 34.9% PAE and 35.1 dBm Output Power","authors":"Pouria Pazhouhesh, J. Kitchen","doi":"10.1109/WMCS52222.2021.9493300","DOIUrl":null,"url":null,"abstract":"This work presents a high efficiency, highest reported output power GaN-based power amplifier targeting the V-band frequency range from 65 to 71 GHz. Implemented in HRL’s 40 nm GaN T3 MMIC process and simulated in AWR, the presented power amplifier achieves a simulated peak power added efficiency (PAE) of 34.9% at 66 GHz. The PA is composed of three stages, and the output stage uses a 4:1 Wilkinson power combiner. The PA’s maximum linear power gain is 13.3 dB at 68 GHz for an input power of 13 dBm. The maximum output power at 1dB compression point is 35.1 dBm at 68 GHz, associated with an input power of 23 dBm. The chip size is 2.7×4.9mm2, thus demonstrating a high power density of 245 mW/mm2 in simulation.","PeriodicalId":401066,"journal":{"name":"2021 IEEE Texas Symposium on Wireless and Microwave Circuits and Systems (WMCS)","volume":"529 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-05-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Texas Symposium on Wireless and Microwave Circuits and Systems (WMCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WMCS52222.2021.9493300","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
This work presents a high efficiency, highest reported output power GaN-based power amplifier targeting the V-band frequency range from 65 to 71 GHz. Implemented in HRL’s 40 nm GaN T3 MMIC process and simulated in AWR, the presented power amplifier achieves a simulated peak power added efficiency (PAE) of 34.9% at 66 GHz. The PA is composed of three stages, and the output stage uses a 4:1 Wilkinson power combiner. The PA’s maximum linear power gain is 13.3 dB at 68 GHz for an input power of 13 dBm. The maximum output power at 1dB compression point is 35.1 dBm at 68 GHz, associated with an input power of 23 dBm. The chip size is 2.7×4.9mm2, thus demonstrating a high power density of 245 mW/mm2 in simulation.