Study of power module package structures

Abstract

In order to realize a high current power module, we studied optimum chip layout with lowest chip temperature rise, and the reduction method of contact thermal resistance. We showed that about 24% reduction of chip temperature rise was possible. In order to inhibit surge voltages, we studied the optimum bus-bar structure. The stray inductance of the bus-bar showed that about 40% reduction was possible.