Design and optimization of non-volatile memory based on Memristor System

Mohammad Hemmati, M. Dolatshahi, S. M. Zanjani
{"title":"Design and optimization of non-volatile memory based on Memristor System","authors":"Mohammad Hemmati, M. Dolatshahi, S. M. Zanjani","doi":"10.1109/ICCKE50421.2020.9303681","DOIUrl":null,"url":null,"abstract":"Memristor is a type of memory resistor that has analog behaviour. That is, the resistor is programmable between the two modes with the minimum resistance and the maximum resistance, and its values are retained until subsequent voltage implementations. Non-volatility, memory friendliness, analog and high switching performance, minuteness and its capability to integrate with integrated circuits are prominent advantages of this element. In this paper, we perform a physical and behavioural modelling using a structural model designed to evaluate memristor behaviour. Initially, a 4-by-4 cross-over structure is designed. The memory array consists of four vertical nano-wires and four horizontal nano-wires that cross over each other and a memristor is located at the intersection of each nano-wire. In the Memristor structure positive terminal is connected to the vertical nano-wire and its negative terminal to the horizontal nano-wire. The data sequence [1010] in the first column of the array is written in (4, 1), (3, 1), (2, 1), (1,1) cells respectively and then is read from them. Finally, by examining the details of the element behaviour, changing its parameters such as frequency, input voltage and varying Roff and Ron range and employment of a model, designed for simulation, the output results are obtained. Keywords— Memristor, Physical Model, Thin Layer, Logical Operational Implementation","PeriodicalId":402043,"journal":{"name":"2020 10th International Conference on Computer and Knowledge Engineering (ICCKE)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 10th International Conference on Computer and Knowledge Engineering (ICCKE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCKE50421.2020.9303681","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Memristor is a type of memory resistor that has analog behaviour. That is, the resistor is programmable between the two modes with the minimum resistance and the maximum resistance, and its values are retained until subsequent voltage implementations. Non-volatility, memory friendliness, analog and high switching performance, minuteness and its capability to integrate with integrated circuits are prominent advantages of this element. In this paper, we perform a physical and behavioural modelling using a structural model designed to evaluate memristor behaviour. Initially, a 4-by-4 cross-over structure is designed. The memory array consists of four vertical nano-wires and four horizontal nano-wires that cross over each other and a memristor is located at the intersection of each nano-wire. In the Memristor structure positive terminal is connected to the vertical nano-wire and its negative terminal to the horizontal nano-wire. The data sequence [1010] in the first column of the array is written in (4, 1), (3, 1), (2, 1), (1,1) cells respectively and then is read from them. Finally, by examining the details of the element behaviour, changing its parameters such as frequency, input voltage and varying Roff and Ron range and employment of a model, designed for simulation, the output results are obtained. Keywords— Memristor, Physical Model, Thin Layer, Logical Operational Implementation
基于忆阻器系统的非易失性存储器设计与优化
忆阻器是一种具有模拟性能的记忆电阻器。也就是说,电阻器在具有最小电阻和最大电阻的两种模式之间可编程,并且其值保留直到后续电压实现。非易失性、存储器友好性、模拟和高开关性能、微小性及其与集成电路集成的能力是该元件的突出优点。在本文中,我们使用设计用于评估忆阻器行为的结构模型进行物理和行为建模。最初,设计了一个4 × 4的交叉结构。存储阵列由四条垂直的纳米线和四条相互交叉的水平纳米线组成,并在每条纳米线的交叉处放置一个忆阻器。在忆阻器结构中,正极与垂直纳米线连接,负极与水平纳米线连接。数组第一列的数据序列[1010]分别写入(4,1)、(3,1)、(2,1)、(1,1)单元格中,然后从中读取。最后,通过检查元件行为的细节,改变其参数,如频率,输入电压和变化的Roff和Ron范围,并采用为模拟而设计的模型,获得输出结果。关键词:忆阻器,物理模型,薄层,逻辑运算实现
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信