Optimizing Configuration and Application Mapping for MPSoC Architectures

S. L. Beux, G. Nicolescu, G. Bois, Y. Bouchebaba, M. Langevin, P. Paulin
{"title":"Optimizing Configuration and Application Mapping for MPSoC Architectures","authors":"S. L. Beux, G. Nicolescu, G. Bois, Y. Bouchebaba, M. Langevin, P. Paulin","doi":"10.1109/AHS.2009.35","DOIUrl":null,"url":null,"abstract":"Networks on Chip (NoCs) have emerged as the key paradigm for designing a scalable communication infrastructure for future Multi-Processors Systems on Chip(MPSoCs). An important issue in NoC design is how to configure a NoC-based architecture and how to map an application on this architecture in order to satisfy the performance and cost requirements. In this paper, we propose an approach that concurrently optimizes the configuration of NoC-based architectures and the mapping of streaming applications. The proposed approach exploits multiobjective evolutionary algorithms that are fed by execution performances scores corresponding to the evaluated MPSoC configurations and mappings ability to pipeline execution of the streaming application. As an optimization result, most promising configurations and mappings are highlighted. We show results for mapping an image processing application onto a configurable MPSoC architecture. These results highlight MPSoC architectures configured to interconnect up to 12 processors using Crossbar, Mesh and Ring topologies.","PeriodicalId":318989,"journal":{"name":"2009 NASA/ESA Conference on Adaptive Hardware and Systems","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 NASA/ESA Conference on Adaptive Hardware and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AHS.2009.35","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

Networks on Chip (NoCs) have emerged as the key paradigm for designing a scalable communication infrastructure for future Multi-Processors Systems on Chip(MPSoCs). An important issue in NoC design is how to configure a NoC-based architecture and how to map an application on this architecture in order to satisfy the performance and cost requirements. In this paper, we propose an approach that concurrently optimizes the configuration of NoC-based architectures and the mapping of streaming applications. The proposed approach exploits multiobjective evolutionary algorithms that are fed by execution performances scores corresponding to the evaluated MPSoC configurations and mappings ability to pipeline execution of the streaming application. As an optimization result, most promising configurations and mappings are highlighted. We show results for mapping an image processing application onto a configurable MPSoC architecture. These results highlight MPSoC architectures configured to interconnect up to 12 processors using Crossbar, Mesh and Ring topologies.
优化配置和应用映射的MPSoC架构
片上网络(noc)已经成为未来多处理器片上系统(mpsoc)设计可扩展通信基础设施的关键范例。NoC设计中的一个重要问题是如何配置基于NoC的体系结构以及如何在此体系结构上映射应用程序以满足性能和成本要求。在本文中,我们提出了一种同时优化基于noc架构的配置和流应用程序映射的方法。所提出的方法利用多目标进化算法,该算法由与评估的MPSoC配置相对应的执行性能分数和映射流应用程序的流水线执行能力提供。作为优化结果,大多数有希望的配置和映射被突出显示。我们展示了将图像处理应用程序映射到可配置MPSoC架构的结果。这些结果突出了MPSoC架构配置为使用Crossbar, Mesh和Ring拓扑连接多达12个处理器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信