A wideband CMOS variable gain low noise amplifier based on single-to-differential stage for TV tuner applications

Kefeng Han, Liang Zou, Youchun Liao, Hao Min, Zhangwen Tang
{"title":"A wideband CMOS variable gain low noise amplifier based on single-to-differential stage for TV tuner applications","authors":"Kefeng Han, Liang Zou, Youchun Liao, Hao Min, Zhangwen Tang","doi":"10.1109/ASSCC.2008.4708826","DOIUrl":null,"url":null,"abstract":"A wideband CMOS variable gain low noise amplifier (VGLNA) used for TV tuner is presented. A single-to-differential (S2D) circuit other than an off-chip balun is applied for high gain mode and a resistive attenuator is for five steps (6 dB per step) attenuation in low gain mode. The performance of S2D, especially the noise factor is analyzed. The chip is implemented in a 0.18-mum 1P6M mixed-signal CMOS process. Measurements show that in the 50-860 MHz frequency range, the VGLNA achieves 15 dB maximum gain, 31 dB variable gain range, a minimum 3.8 dB noise figure and 2.6 dBm 11P3 at 15 dB gain while consumes 5.7 mA from a 1.8 V supply.","PeriodicalId":143173,"journal":{"name":"2008 IEEE Asian Solid-State Circuits Conference","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"32","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2008.4708826","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 32

Abstract

A wideband CMOS variable gain low noise amplifier (VGLNA) used for TV tuner is presented. A single-to-differential (S2D) circuit other than an off-chip balun is applied for high gain mode and a resistive attenuator is for five steps (6 dB per step) attenuation in low gain mode. The performance of S2D, especially the noise factor is analyzed. The chip is implemented in a 0.18-mum 1P6M mixed-signal CMOS process. Measurements show that in the 50-860 MHz frequency range, the VGLNA achieves 15 dB maximum gain, 31 dB variable gain range, a minimum 3.8 dB noise figure and 2.6 dBm 11P3 at 15 dB gain while consumes 5.7 mA from a 1.8 V supply.
一种用于电视调谐器的基于单差分级的宽带CMOS可变增益低噪声放大器
介绍了一种用于电视调谐器的宽带CMOS变增益低噪声放大器(VGLNA)。除片外平衡器外的单对差分(S2D)电路用于高增益模式,电阻衰减器用于低增益模式下的五步(每步6 dB)衰减。分析了S2D的性能,特别是噪声因素。该芯片采用0.18 μ m 1P6M混合信号CMOS工艺实现。测量表明,在50- 860mhz频率范围内,VGLNA可实现15 dB最大增益,31 dB可变增益范围,最小3.8 dB噪声系数和15 dB增益时2.6 dBm 11P3,同时从1.8 V电源消耗5.7 mA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信