Texas Instruments' 4 Mb DRAM-a new, faster generation of DRAM

C.W. Rhodine
{"title":"Texas Instruments' 4 Mb DRAM-a new, faster generation of DRAM","authors":"C.W. Rhodine","doi":"10.1109/NAECON.1991.165766","DOIUrl":null,"url":null,"abstract":"A 4-Mb DRAM (dynamic random access memory) family which improves upon the performance of the 1 Mb DRAM family is described. While increasing storage density and reducing memory access times, overall chip size is minimally affected. Development of 0.9- mu m CMOS technology for use on the 4-Mb DRAM allowed immediate speed and size improvements over the 1-Mb DRAM. Continual review of lessons learned on previous design insures that each successive DRAM generation is both more efficient in terms of architecture and more reliable in system use. In the case of the 4-Mb DRAM, this dedication to improvement has resulted tin a 20% speed enhancement, moderate size increase (1.6X), and improved reliability results.<<ETX>>","PeriodicalId":247766,"journal":{"name":"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAECON.1991.165766","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A 4-Mb DRAM (dynamic random access memory) family which improves upon the performance of the 1 Mb DRAM family is described. While increasing storage density and reducing memory access times, overall chip size is minimally affected. Development of 0.9- mu m CMOS technology for use on the 4-Mb DRAM allowed immediate speed and size improvements over the 1-Mb DRAM. Continual review of lessons learned on previous design insures that each successive DRAM generation is both more efficient in terms of architecture and more reliable in system use. In the case of the 4-Mb DRAM, this dedication to improvement has resulted tin a 20% speed enhancement, moderate size increase (1.6X), and improved reliability results.<>
德州仪器的4mb DRAM——新一代更快的DRAM
描述了在1mb DRAM系列性能基础上改进的4mb DRAM(动态随机存取存储器)系列。在增加存储密度和减少内存访问时间的同时,总体芯片尺寸受到的影响最小。用于4mb DRAM的0.9 μ m CMOS技术的开发使速度和尺寸比1mb DRAM得到了即时改进。不断回顾以前设计的经验教训,确保每一代DRAM在架构方面更高效,在系统使用中更可靠。在4mb DRAM的情况下,这种致力于改进的努力导致了20%的速度提高,适度的尺寸增加(1.6倍),并提高了可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信