Design a test chip to find out mixed signal interference with broad range instrumentation amplifier

Neeraj Agarwal, Neeru Agarwal, Manisha Sharma
{"title":"Design a test chip to find out mixed signal interference with broad range instrumentation amplifier","authors":"Neeraj Agarwal, Neeru Agarwal, Manisha Sharma","doi":"10.1109/ISNE.2016.7543366","DOIUrl":null,"url":null,"abstract":"In this Paper, issues related to substrate coupling in system on chip design are described and demonstrated including the physical phenomenon responsible for its creation, coupling transmission mechanism and media, parameter affecting coupling strengths and its impact on mixed signal integrated circuits. A test chip to find out various aspect of mixed signal interference is planned in 0.8pm N well P sub CMOS technology 5V double poly double metal process. Basic aim of chip is to find out magnitude of interference happening when analog and digital circuit is placed nearby on a common substrate. An instrumentation amplifier with high CMRR is also designed for noise sensing. MOSFET capacitors at the input of instrumentation amplifier are used for the picking of substrate interference.","PeriodicalId":127324,"journal":{"name":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISNE.2016.7543366","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this Paper, issues related to substrate coupling in system on chip design are described and demonstrated including the physical phenomenon responsible for its creation, coupling transmission mechanism and media, parameter affecting coupling strengths and its impact on mixed signal integrated circuits. A test chip to find out various aspect of mixed signal interference is planned in 0.8pm N well P sub CMOS technology 5V double poly double metal process. Basic aim of chip is to find out magnitude of interference happening when analog and digital circuit is placed nearby on a common substrate. An instrumentation amplifier with high CMRR is also designed for noise sensing. MOSFET capacitors at the input of instrumentation amplifier are used for the picking of substrate interference.
设计了一种检测宽量程仪表放大器混合信号干扰的测试芯片
本文描述并论证了片上系统设计中与衬底耦合有关的问题,包括产生衬底耦合的物理现象、耦合传输机制和介质、影响耦合强度的参数及其对混合信号集成电路的影响。在0.8pm N井P子CMOS技术5V双聚双金属工艺中,设计了一种检测混合信号各方面干扰的测试芯片。芯片的基本目的是找出模拟电路和数字电路相邻放置在同一基片上时所产生的干扰大小。设计了一种具有高CMRR的仪表放大器,用于噪声检测。仪表放大器输入端的MOSFET电容用于基片干扰的拾取。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信