Multiple techniques approach failure analysis for a blocked p+ implant induced leakage in an ESD protection diode

V.K. Wong, P.F. Low, C.H. Lock, K. H. Siek
{"title":"Multiple techniques approach failure analysis for a blocked p+ implant induced leakage in an ESD protection diode","authors":"V.K. Wong, P.F. Low, C.H. Lock, K. H. Siek","doi":"10.1109/IPFA.2002.1025649","DOIUrl":null,"url":null,"abstract":"In this paper, we present the multiple techniques analysis of a blocked p+ implant in a p/sup +//N-well diode which forms the ESD protection of a pin. We will describe the leakage model and various observations that are made by advanced failure analysis tools. Since the pn junction forms one of the fundamental devices in realizing the MOSFET, the understanding of the characteristics of the malformed diode is crucial for predicting the effect of partially blocked source/drain implants for future failure analysis.","PeriodicalId":328714,"journal":{"name":"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2002.1025649","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, we present the multiple techniques analysis of a blocked p+ implant in a p/sup +//N-well diode which forms the ESD protection of a pin. We will describe the leakage model and various observations that are made by advanced failure analysis tools. Since the pn junction forms one of the fundamental devices in realizing the MOSFET, the understanding of the characteristics of the malformed diode is crucial for predicting the effect of partially blocked source/drain implants for future failure analysis.
采用多种技术分析ESD保护二极管中p+植入物阻塞诱发泄漏的失效
本文介绍了在p/sup +// n阱二极管中阻塞p+植入物形成引脚ESD保护的多种技术分析。我们将描述泄漏模型和各种观察是由先进的失效分析工具。由于pn结是实现MOSFET的基本器件之一,因此了解畸形二极管的特性对于预测部分阻塞源/漏极植入物的影响至关重要,可以用于未来的失效分析。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信