A 2.2-pJ/bit 10-Gb/s forwarded-clock serial-link transceiver for IoE applications

Mohamed El-Badry, M. El-Fiky, Aya Yasser, Ahmed G. Shehata, Mostafa El-Sayeh, A. Sallam, Mostafa Hagras, Ahmed Abdelati, S. Ibrahim
{"title":"A 2.2-pJ/bit 10-Gb/s forwarded-clock serial-link transceiver for IoE applications","authors":"Mohamed El-Badry, M. El-Fiky, Aya Yasser, Ahmed G. Shehata, Mostafa El-Sayeh, A. Sallam, Mostafa Hagras, Ahmed Abdelati, S. Ibrahim","doi":"10.1109/ISSCS.2017.8034899","DOIUrl":null,"url":null,"abstract":"This paper presents a 10-Gb/s power-efficient serial-link transceiver for the Internet-of-Everything applications. The proposed transceiver employs several techniques to reduce the power consumption. This includes the use of forward clocking with a simplified clock recovery scheme, multiplexing the transmitted signal at the output of voltage-mode drivers, and using modified slicers in the receiver side. The proposed transceiver is implemented using a 130-nm CMOS technology. It can transmit and receive 10-Gb/s serial data while employing a 5-GHz forwarded clock. The transceiver consumes 17.5 mA from a 1.2-V supply achieving a power efficiency of 2.2 pJ/bit.","PeriodicalId":338255,"journal":{"name":"2017 International Symposium on Signals, Circuits and Systems (ISSCS)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Symposium on Signals, Circuits and Systems (ISSCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCS.2017.8034899","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a 10-Gb/s power-efficient serial-link transceiver for the Internet-of-Everything applications. The proposed transceiver employs several techniques to reduce the power consumption. This includes the use of forward clocking with a simplified clock recovery scheme, multiplexing the transmitted signal at the output of voltage-mode drivers, and using modified slicers in the receiver side. The proposed transceiver is implemented using a 130-nm CMOS technology. It can transmit and receive 10-Gb/s serial data while employing a 5-GHz forwarded clock. The transceiver consumes 17.5 mA from a 1.2-V supply achieving a power efficiency of 2.2 pJ/bit.
用于IoE应用的2.2 pj /bit 10gb /s前向时钟串行链路收发器
本文提出了一种适用于万物互联应用的10gb /s节能串行链路收发器。所提出的收发器采用了几种技术来降低功耗。这包括使用具有简化时钟恢复方案的正向时钟,在电压模式驱动器的输出处复用传输信号,以及在接收端使用改进的切片器。该收发器采用130纳米CMOS技术实现。它可以发送和接收10gb /s串行数据,同时采用5 ghz转发时钟。收发器从1.2 v电源消耗17.5 mA,实现2.2 pJ/bit的功率效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信