Pico-second time interval amplification

C. Lin, M. Syrzycki
{"title":"Pico-second time interval amplification","authors":"C. Lin, M. Syrzycki","doi":"10.1109/SOCDC.2010.5682938","DOIUrl":null,"url":null,"abstract":"This paper presents a modified Delay Locked Loop (DLL) based Time Difference Amplifier (TDA) that utilizes a Dynamic-Logic Phase Frequency Detector (PFD). The zero dead-zone characteristic of the Dynamic-Logic PFD allows the DLL to eliminate phase error and maintain a stable gain for single picoseconds input time intervals. The TDA has been designed in 0.13μm CMOS technology. The simulation result demonstrates a linear transfer characteristic for an input time interval range from 0 to 90 ps and a gain shift less than 4.2% under ±10% supply voltage variation and temperature range from −40 D to 80D.","PeriodicalId":380183,"journal":{"name":"2010 International SoC Design Conference","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International SoC Design Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCDC.2010.5682938","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper presents a modified Delay Locked Loop (DLL) based Time Difference Amplifier (TDA) that utilizes a Dynamic-Logic Phase Frequency Detector (PFD). The zero dead-zone characteristic of the Dynamic-Logic PFD allows the DLL to eliminate phase error and maintain a stable gain for single picoseconds input time intervals. The TDA has been designed in 0.13μm CMOS technology. The simulation result demonstrates a linear transfer characteristic for an input time interval range from 0 to 90 ps and a gain shift less than 4.2% under ±10% supply voltage variation and temperature range from −40 D to 80D.
皮秒时间间隔放大
本文提出了一种改进的延时锁相环(DLL)型时差放大器(TDA),该放大器采用动态逻辑相频检测器(PFD)。动态逻辑PFD的零死区特性允许DLL消除相位误差,并在单皮秒输入时间间隔内保持稳定的增益。TDA采用0.13μm CMOS工艺设计。仿真结果表明,在±10%的电源电压变化和−40 ~ 80D的温度范围下,在0 ~ 90ps的输入时间间隔范围内具有线性传输特性,增益位移小于4.2%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信