W. Qi, R. Nieh, B. Lee, K. Onishi, L. Kang, Y. Jeon, Jack C. Lee, V. Kaushik, '. Bich-YenNeuyen, '. LataPrabhu, K. Eisenbeiser, J. Finder
{"title":"Performance of MOSFETs with ultra thin ZrO/sub 2/ and Zr silicate gate dielectrics","authors":"W. Qi, R. Nieh, B. Lee, K. Onishi, L. Kang, Y. Jeon, Jack C. Lee, V. Kaushik, '. Bich-YenNeuyen, '. LataPrabhu, K. Eisenbeiser, J. Finder","doi":"10.1109/VLSIT.2000.852760","DOIUrl":null,"url":null,"abstract":"In this paper, we report the transistor performance of both PMOS and NMOS fabricated with ZrO/sub 2/ and Zr-silicate gate dielectrics. These high-k films exhibit low leakage, low subthreshold swing (S), and good on-off characteristics. Good effective electron and hole mobilities were obtained. It was found that for Zr-silicate, a mobility closer to thermal SiO/sub 2/ was demonstrated due to the better interface with Si substrate.","PeriodicalId":268624,"journal":{"name":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"34","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2000.852760","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 34
Abstract
In this paper, we report the transistor performance of both PMOS and NMOS fabricated with ZrO/sub 2/ and Zr-silicate gate dielectrics. These high-k films exhibit low leakage, low subthreshold swing (S), and good on-off characteristics. Good effective electron and hole mobilities were obtained. It was found that for Zr-silicate, a mobility closer to thermal SiO/sub 2/ was demonstrated due to the better interface with Si substrate.