发布求助
文献互助 智能选刊 最新文献

Low Power Reconfigurable Multiplier for Network on Chip Architecture

International Journal of Software & Hardware Research in Engineering Pub Date : 2019-05-06 DOI:10.26821/IJSHRE.7.5.2019.7502
R. Sangeetha, T. Thangam
{"title":"Low Power Reconfigurable Multiplier for Network on Chip Architecture","authors":"R. Sangeetha, T. Thangam","doi":"10.26821/IJSHRE.7.5.2019.7502","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":442258,"journal":{"name":"International Journal of Software & Hardware Research in Engineering","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Software & Hardware Research in Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.26821/IJSHRE.7.5.2019.7502","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
分享
查看原文 本刊更多论文
面向片上网络架构的低功耗可重构乘法器
本文章由计算机程序翻译，如有差异，请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
International Journal of Software & Hardware Research in Engineering
International Journal of Software & Hardware Research in Engineering
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信