Standard Verification Flow Compatible Layout-Aware Fault Injection Technique for Single Event Effects Tolerant ASIC Design

Abstract

Ahstract- We propose a layout-aware fault injection technique for Single Event tolerant integrated circuits design. Being fully compatible with standard verification flow, the proposed technique is applied to AES crypto cores implemented with TMR.