An early performance evaluation of many integrated core architecture based sgi rackable computing system

2013 SC - International Conference for High Performance Computing, Networking, Storage and Analysis (SC) Pub Date : 2013-11-17 DOI:10.1145/2503210.2503272

S. Saini, Haoqiang Jin, D. Jespersen, Huiyu Feng, M. J. Djomehri, William Arasin, R. Hood, P. Mehrotra, R. Biswas

{"title":"An early performance evaluation of many integrated core architecture based sgi rackable computing system","authors":"S. Saini, Haoqiang Jin, D. Jespersen, Huiyu Feng, M. J. Djomehri, William Arasin, R. Hood, P. Mehrotra, R. Biswas","doi":"10.1145/2503210.2503272","DOIUrl":null,"url":null,"abstract":"Intel recently introduced the Xeon Phi coprocessor based on the Many Integrated Core architecture featuring 60 cores with a peak performance of 1.0 Tflop/s. NASA has deployed a 128-node SGI Rackable system where each node has two Intel Xeon E2670 8-core Sandy Bridge processors along with two Xeon Phi 5110P coprocessors. We have conducted an early performance evaluation of the Xeon Phi. We used microbenchmarks to measure the latency and bandwidth of memory and interconnect, I/O rates, and the performance of OpenMP directives and MPI functions. We also used OpenMP and MPI versions of the NAS Parallel Benchmarks along with two production CFD applications to test four programming modes: offload, processor native, coprocessor native and symmetric (processor plus coprocessor). In this paper we present preliminary results based on our performance evaluation of various aspects of a Phi-based system.","PeriodicalId":371074,"journal":{"name":"2013 SC - International Conference for High Performance Computing, Networking, Storage and Analysis (SC)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 SC - International Conference for High Performance Computing, Networking, Storage and Analysis (SC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2503210.2503272","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 19

Abstract

Intel recently introduced the Xeon Phi coprocessor based on the Many Integrated Core architecture featuring 60 cores with a peak performance of 1.0 Tflop/s. NASA has deployed a 128-node SGI Rackable system where each node has two Intel Xeon E2670 8-core Sandy Bridge processors along with two Xeon Phi 5110P coprocessors. We have conducted an early performance evaluation of the Xeon Phi. We used microbenchmarks to measure the latency and bandwidth of memory and interconnect, I/O rates, and the performance of OpenMP directives and MPI functions. We also used OpenMP and MPI versions of the NAS Parallel Benchmarks along with two production CFD applications to test four programming modes: offload, processor native, coprocessor native and symmetric (processor plus coprocessor). In this paper we present preliminary results based on our performance evaluation of various aspects of a Phi-based system.

查看原文本刊更多论文

基于集成核心体系结构的sgi可机架计算系统的早期性能评价

英特尔最近推出了基于多核集成架构的Xeon Phi协处理器，具有60核，峰值性能为1.0 Tflop/s。美国宇航局已经部署了一个128节点的SGI可机架系统，每个节点都有两个英特尔至强E2670 8核Sandy Bridge处理器和两个至强Phi 5110P协处理器。我们对Xeon Phi进行了早期性能评估。我们使用微基准测试来测量内存和互连的延迟和带宽、I/O速率以及OpenMP指令和MPI函数的性能。我们还使用了OpenMP和MPI版本的NAS Parallel benchmark以及两个生产CFD应用程序来测试四种编程模式:卸载、处理器原生、协处理器原生和对称(处理器加协处理器)。在本文中，我们根据我们对基于phi的系统的各个方面的性能评估提出了初步结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

2013 SC - International Conference for High Performance Computing, Networking, Storage and Analysis (SC)

自引率

0.00%

发文量