A Buffered Dual-Access-Mode Scheme Designed for Low-Power Highly-Associative Caches

Abstract

This paper proposes a buffered dual-access-mode cache to reduce power consumption for highly-associative caches in modern embedded systems. The proposed scheme consists of a MRU most recently used buffer table and a single cache structure to implement two accessing modes, phased mode and way-prediction mode. The proposed scheme shows better access time and lower power consumption than two popular low-power caches, phased cache and way-prediction cache. The authors used Cacti and SimpleScalar simulators to evaluate the proposed cache scheme by using SPEC benchmark programs. The experimental results show that the proposed cache scheme improves the EDP energy delay product up to 40% for instruction cache and up to 42% for data cache compared to way-prediction cache, which performs better than phased cache.