Impact of Technology Scaling in DSM Region on Performance of Intercalation-doped MLGNR as VLSI Interconnects

T. Kaur, M. Rai, R. Khanna
{"title":"Impact of Technology Scaling in DSM Region on Performance of Intercalation-doped MLGNR as VLSI Interconnects","authors":"T. Kaur, M. Rai, R. Khanna","doi":"10.1109/DELCON57910.2023.10127300","DOIUrl":null,"url":null,"abstract":"Intercalation-doped multilayer graphene nano-ribbons (ID-MLGNR) have been proposed as a potential contender for interconnect applications. In the present research work, the impact of technology scaling i.e. scaling in interconnect dimension is studied on intrinsic parameters of MLGNR based interconnects and consequently on its impedance behavior. The various analysis is carried out at sub-45-nm technology node (viz. 45 nm, 22 nm, 14 nm, 13 nm). It is found that scaling in width (W), thickness (T) and area (A) has an adverse effect on mean free path (MFP), Fermi-energy (Eg), number of conducting channels and layers ( ) the number of conducting (n). However, edge specularity and intercalation-doping in interconnect provide the key process parameters viz. specularity constant (p) and Fermi-energy (EF) to alleviate these adverse effects to a significant level. SPICE simulations reveal that the scaling in width increases the interconnect resistance. Similar trend is observed in inductance. It is noted that at a technology node of 13 nm, the percentage reduction in resistance of metallic armchair(AC)-GNR w.r.t. zigzag (ZZ)-GNR at EF= 0.2eV, 0.4eV & 0.6 eV are 26.2, 13.1 and 8.75 respectively, for local & intermediate level of interconnects. Similarly, respective values of percentage reduction in inductance are 26.28, 13.14, and 8.76. Further, interconnect scaling has a poor influence on the capacitance of AC-and ZZ-MLGNR.","PeriodicalId":193577,"journal":{"name":"2023 2nd Edition of IEEE Delhi Section Flagship Conference (DELCON)","volume":"84 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-02-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 2nd Edition of IEEE Delhi Section Flagship Conference (DELCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DELCON57910.2023.10127300","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Intercalation-doped multilayer graphene nano-ribbons (ID-MLGNR) have been proposed as a potential contender for interconnect applications. In the present research work, the impact of technology scaling i.e. scaling in interconnect dimension is studied on intrinsic parameters of MLGNR based interconnects and consequently on its impedance behavior. The various analysis is carried out at sub-45-nm technology node (viz. 45 nm, 22 nm, 14 nm, 13 nm). It is found that scaling in width (W), thickness (T) and area (A) has an adverse effect on mean free path (MFP), Fermi-energy (Eg), number of conducting channels and layers ( ) the number of conducting (n). However, edge specularity and intercalation-doping in interconnect provide the key process parameters viz. specularity constant (p) and Fermi-energy (EF) to alleviate these adverse effects to a significant level. SPICE simulations reveal that the scaling in width increases the interconnect resistance. Similar trend is observed in inductance. It is noted that at a technology node of 13 nm, the percentage reduction in resistance of metallic armchair(AC)-GNR w.r.t. zigzag (ZZ)-GNR at EF= 0.2eV, 0.4eV & 0.6 eV are 26.2, 13.1 and 8.75 respectively, for local & intermediate level of interconnects. Similarly, respective values of percentage reduction in inductance are 26.28, 13.14, and 8.76. Further, interconnect scaling has a poor influence on the capacitance of AC-and ZZ-MLGNR.
DSM区域技术尺度对嵌入掺杂MLGNR作为VLSI互连性能的影响
嵌入掺杂多层石墨烯纳米带(ID-MLGNR)被认为是互连应用的潜在竞争者。在本研究工作中,研究了技术尺度化,即互联尺寸尺度化对基于MLGNR的互联内在参数的影响,进而对其阻抗行为的影响。各种分析在45纳米以下的技术节点(即45纳米,22纳米,14纳米,13纳米)进行。研究发现,宽度(W)、厚度(T)和面积(A)的标度对平均自由程(MFP)、费米能(Eg)、导电通道数和层数(n)以及导电层数(n)都有不利影响。而边缘镜面率和互连层的插层掺杂提供了关键的工艺参数,即镜面常数(p)和费米能(EF),可以显著地缓解这些不利影响。SPICE模拟表明,宽度的缩放增加了互连电阻。在电感中也观察到类似的趋势。在13 nm的技术节点上,金属扶手椅(AC)-GNR w.r.t.之字形(ZZ)-GNR在EF= 0.2eV、0.4eV和0.6 eV时的电阻降低百分比分别为26.2%、13.1和8.75。同样,电感减小百分比分别为26.28、13.14和8.76。此外,互连尺度对ac和ZZ-MLGNR的电容影响较小。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信