A 85 Mbps low-power DQPSK modem-LSI for advanced wireless access

A. Yamagishi, M. Muraguchi, T. Tsukahara
{"title":"A 85 Mbps low-power DQPSK modem-LSI for advanced wireless access","authors":"A. Yamagishi, M. Muraguchi, T. Tsukahara","doi":"10.1109/RAWCON.1998.709153","DOIUrl":null,"url":null,"abstract":"A new differential quadrature phase shift keying modem-LSI uses differential mapping for modulation and baseband delay detector logic for demodulation. The LSI achieves a maximum bit rate of over 85 Mbps and low power dissipation of 67 mW at 80 Mbps with a 3-V power supply. We built an intermediate-frequency (IF)-part test circuit composed of the new modem-LSI, and did a transmission test at IF return. The C/N degradation of this circuit is about 1.7 dB at 75 Mbps.","PeriodicalId":226788,"journal":{"name":"Proceedings RAWCON 98. 1998 IEEE Radio and Wireless Conference (Cat. No.98EX194)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-08-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings RAWCON 98. 1998 IEEE Radio and Wireless Conference (Cat. No.98EX194)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RAWCON.1998.709153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A new differential quadrature phase shift keying modem-LSI uses differential mapping for modulation and baseband delay detector logic for demodulation. The LSI achieves a maximum bit rate of over 85 Mbps and low power dissipation of 67 mW at 80 Mbps with a 3-V power supply. We built an intermediate-frequency (IF)-part test circuit composed of the new modem-LSI, and did a transmission test at IF return. The C/N degradation of this circuit is about 1.7 dB at 75 Mbps.
85mbps低功耗DQPSK调制解调器- lsi先进的无线接入
一种新的差分正交相移键控调制解调器- lsi采用差分映射调制和基带延迟检测器逻辑解调。该LSI在3v电源下,最大比特率可达85mbps以上,在80mbps时功耗低至67mw。我们构建了一个由新型调制解调器- lsi组成的中频部分测试电路,并在中频返回处进行了传输测试。该电路在75mbps时的C/N衰减约为1.7 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信