Power Linear DACs (PLDACs) for Configuration and Control of Silicon Photonic Integrated Circuits

Vikas Kumar, Shubham Mishra, V. Saxena
{"title":"Power Linear DACs (PLDACs) for Configuration and Control of Silicon Photonic Integrated Circuits","authors":"Vikas Kumar, Shubham Mishra, V. Saxena","doi":"10.1109/ISCAS46773.2023.10181943","DOIUrl":null,"url":null,"abstract":"Silicon photonics has emerged as a key enabler for progressing integrated circuits in the post-Moore scaling era, whereby the advantages of photonics complement the mature and robust CMOS circuit. The hybrid integration of CMOS electronics and photonics realizes entirely novel system-level functionality. Photonic integrated circuits (PICs) extensively employ thermo-optic tuning for calibrating for process and temperature variations, and also for reconfiguration of these circuits. These thermo-optic phase-shifters, or microheaters, are driven by electronic digital-to-analog converters (DACs) which induce an optical phase-shift proportional to the power delivered. Thus, linear power sweeping capability is desired from the DAC. In this work, we introduce power linear DACs, or PLDACs, which are expected to become a pervasive block in hybrid CMOS-photonic circuits. The mostly-digital PLDAC designed in the TSMC 65nm LP CMOS technology comprises of a 4-bit $\\Delta \\Sigma$ modulator followed by a 4-bit current-steering DAC, a square root circuit, and the driver. The 12-bit PLDAC operates at an oversampled clock rate of 10MHz and delivers up to 24mW of power to doped-silicon microheaters in a SiP foundry process with an estimated silicon footprint of $305\\mu \\mathrm{m}\\times 66\\mu \\mathrm{m}$.","PeriodicalId":177320,"journal":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS46773.2023.10181943","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Silicon photonics has emerged as a key enabler for progressing integrated circuits in the post-Moore scaling era, whereby the advantages of photonics complement the mature and robust CMOS circuit. The hybrid integration of CMOS electronics and photonics realizes entirely novel system-level functionality. Photonic integrated circuits (PICs) extensively employ thermo-optic tuning for calibrating for process and temperature variations, and also for reconfiguration of these circuits. These thermo-optic phase-shifters, or microheaters, are driven by electronic digital-to-analog converters (DACs) which induce an optical phase-shift proportional to the power delivered. Thus, linear power sweeping capability is desired from the DAC. In this work, we introduce power linear DACs, or PLDACs, which are expected to become a pervasive block in hybrid CMOS-photonic circuits. The mostly-digital PLDAC designed in the TSMC 65nm LP CMOS technology comprises of a 4-bit $\Delta \Sigma$ modulator followed by a 4-bit current-steering DAC, a square root circuit, and the driver. The 12-bit PLDAC operates at an oversampled clock rate of 10MHz and delivers up to 24mW of power to doped-silicon microheaters in a SiP foundry process with an estimated silicon footprint of $305\mu \mathrm{m}\times 66\mu \mathrm{m}$.
用于硅光子集成电路配置与控制的功率线性dac (pldac)
硅光子学已经成为后摩尔缩放时代集成电路进步的关键推动者,光子学的优势补充了成熟和强大的CMOS电路。CMOS电子和光子学的混合集成实现了全新的系统级功能。光子集成电路(PICs)广泛采用热光调谐来校准过程和温度变化,也用于这些电路的重新配置。这些热光移相器或微加热器由电子数模转换器(dac)驱动,其诱导与传输功率成比例的光移相。因此,需要从DAC获得线性功率扫描能力。在这项工作中,我们介绍了功率线性dac或pldac,它有望成为混合cmos -光子电路中的普遍模块。采用台积电65nm LP CMOS技术设计的PLDAC主要由4位$\Delta \Sigma$调制器、4位电流转向DAC、平方根电路和驱动器组成。12位PLDAC以10MHz的过采样时钟速率工作,并在SiP代工工艺中为掺杂硅微加热器提供高达24mW的功率,估计硅足迹为$305\mu \mathrm{m}\times 66\mu \mathrm{m}$。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信