Low-Cost CMOS Process with Complete Post-Gate Implantation Scheme

Abstract

A low cost CMOS process flow is proposed which unifies all implantations to form NMOS and PMOS devices in a single mask step for each transistor type. This reduces the total mask count by three and hence cost and processing time accordingly. Experimental results demonstrate electrical performance comparable to conventional CMOS technologies.