High reliability HV-CMOS transistors in standard CMOS technology

W.F. Sun, L. Shi
{"title":"High reliability HV-CMOS transistors in standard CMOS technology","authors":"W.F. Sun, L. Shi","doi":"10.1109/IPFA.2003.1222714","DOIUrl":null,"url":null,"abstract":"A novel high-reliability HV-CMOS (High Voltage CMOS) compatible with 0.6/spl mu/m rules standard Bulk-Silicon (BS) CMOS process was proposed. The reliability of the HV-CMOS is greatly improved by adding the p-well to HV-PMOS (High Voltage PMOS) for etching the unwanted thick-gate-oxide film and that to HV-DNMOS (High Voltage Double-Diffusion NMOS) for preventing punch-through. The breakdown voltage of the presented HV-CMOS exceeds 100 V, which can be used in power driver ICs, etc.","PeriodicalId":266326,"journal":{"name":"Proceedings of the 10th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2003","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2003-07-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 10th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2003","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2003.1222714","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A novel high-reliability HV-CMOS (High Voltage CMOS) compatible with 0.6/spl mu/m rules standard Bulk-Silicon (BS) CMOS process was proposed. The reliability of the HV-CMOS is greatly improved by adding the p-well to HV-PMOS (High Voltage PMOS) for etching the unwanted thick-gate-oxide film and that to HV-DNMOS (High Voltage Double-Diffusion NMOS) for preventing punch-through. The breakdown voltage of the presented HV-CMOS exceeds 100 V, which can be used in power driver ICs, etc.
采用标准CMOS技术的高可靠性高压CMOS晶体管
提出了一种新的高可靠性HV-CMOS (High Voltage CMOS),兼容0.6/spl mu/m规则的标准Bulk-Silicon (BS) CMOS工艺。通过在HV-PMOS(高压PMOS)和HV-DNMOS(高压双扩散NMOS)上添加p阱来蚀刻不需要的厚栅氧化膜,从而大大提高了HV-CMOS的可靠性。所提出的高压cmos击穿电压超过100 V,可用于功率驱动ic等。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信